



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No:

TI-3101

Serial No:

Christoph Wasshuber, et al.

Conf. No:

5837

10/020,111

Examiner:

Jasmine J. B. Clark

Art Unit:

2815

Filed:

12/14/2001

For:

METHODS AND APPARATUS FOR INDUCING STRESS IN A SEMICONDUCTOR

DEVICE

ELECTION

Assistant Commissioner for Patents Washington, DC 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a) I hereby certify that the above correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC

Dear Sir:

This election is offered in response to the Examiner's restriction requirement, mailed July 22, 2002.

Applicants hereby elect to pursue Group I of Claims 1-14, and 23-28, drawn to method of fabricating a semiconductor device, without traversing the Examiner's restriction requirement.

espectfull submitted,

Peter K. McLarty Agent for Applicants Reg. No. 44,923

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-4258

BEST AVAILABLE COPY